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调制器对运放高增益、高摆幅要求。采用 Charter 0.35um 2P4M（两层多晶硅四
层金属）标准 CMOS 工艺实现了调制器模块电路设计与仿真，并且在版图上实
现了调制器整体电路，而数字抽取滤波器部分则在 Matlab仿真建模上给予实现。 
仿真结果表明，调制器电路的信噪比可达 106.2dB，达到 16 位设计要求。























With the development of digital products, as a contact with the analog world and 
the digital realm, analog-to-digital converter (ADC) becomes more important. 
Sigma-Delta ADC which based on over-sampling and noise-shaping technologies 
effectively attenuate the noise in signal band, andthe amplified noise out of signal 
band will be removed by digital decimation filter, Since that can realize high precision 
ADC. This kind of ADC’s technology requirements is not very strict, easy to 
manufacture using standard digital CMOS technology, avoiding the big losses brought 
by mismatching components. So sigma-delta ADC is becoming more and more 
popular.  
This paper researches a 16-bit sigma-delta modulator which can be applied to a 
sensor with top-down method. Over-sampling and noise-shaping which are the two 
key technologies in the sigma-delta modulator are discussed firstly, and introduced 
sigma-delta ADC’s theory through analysis of time domain and frequency domain in 
1-st modulator. Matlab Simulink tools are used to mdel and simulate different 
modulators, third-order 2-1 cascade structure modulator has been chosen according to 
the goal, and the Non-Ideal factors in the modulator are analyzed. The whole 
modulator circuit adopts full differential capacitor switching circuit structure. In order 
to meets this modulator’s requirement, a fold cascode OTA with common source 
amplifier is designed to realize integrator. Charter 0.35um 2P4M (two layers of 
poly-silicon four-layer metal) standard CMOS process is used to achieve the partial 
circuits and the whole modulator circuit design and simulation. Then overall 
modulator layout has been designed and the digital decimation filter based on matlab 
is given out. 
The results of simulating modulator circuits show that SNR is up to 106.2dB, 
meeting the requirement of the goal. The modulator layout DRC and LVS have been 
checked by Assura, as well as the digital decimation filter is validated by Matlab. 
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率为 128kHz，转换精度为 16位。并以 Charter 0.35um CMOS工艺实现调制器的
设计。 
本文采用自上而下的设计方法。首先采用 Matlab Simulink对Σ-Δ ADC 建
模，调制器采用 2-1级联结构，通过仿真确定出调制器系数，然后用Charter 0.35um 
CMOS 工艺实现调制器的电路设计、仿真计算，并从版图上给予实现。数字滤



























































第二章 Sigma-Delta ADC 原理概述 
 4 
















采样 ADC 和过采样 ADC 两类，Σ-∆ ADC 是过采样率 ADC 的一种改进形式。奈
圭斯特采样是指采样频率 Sf 是信号带宽 bf 两倍的采样。如图 2.1 所示，输入信
号 )(tx 首先通过一个抗噪声混叠滤波器（Anti-alias Filter），其目的是滤去信号带

























图 2.1 奈圭斯特转换器 
 
最后进行的是 ADC 的一个必不可少的量化动作，量化器（Quantizer）依照
位数将其输入信号 )(ny 量化成 )(nv ，在这个转化过程中会因为量化器有限的位数
不可避免地产生了误差。假设量化器输入 )(ny 为一斜波，如图 2.2（a）所示，
出现阶梯状的输出，将两者的转移曲线作差会出现如图 2.2（b）所示的锯齿波
形，这就是所谓的量化噪声，减小信号带内的量化噪声是提高转换精度的最主要
手段。如果把量化噪声当作一个外加噪声信号 )(nq ，量化器的输入信号 )(ny ，
输出信号 )(nv 和 )(nq 三者之间的关系可近似看成一线性模型，图 2.2（c），其关
系可用数学式表示为[13]： 
)()()( nqnynv +=                        （2.1） 
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